Abstract
Introduction
Recently SoC is widely used in many fields such as short distance wireless communication [1] [2], mobile communication [3] , etc. As the speed of the SoCs with synchronized clock increases beyond 1GHz, clock performance becomes more and more significant for the system performance [4] [5] . Furthermore, with the continuous shrinking feature sizes, increasing transistor density and increase in clock frequency, clock distribution and alignment has become an increasingly challenging problem in SoCs design, consuming an increasing portion of resources such as wiring area, power, and design time [6] . Clock performance in clock distribution network can be evaluated by clock jitter and clock skew. Clock jitter is deviation of a clock edge from its ideal location. While clock skew is the signal (sent from the clock circuit) arrives at different components at different times, which is caused by different interconnect length and the number of inserted buffers for each clock path [7] .
With the increasing of SoC data rates, clock jitter has become critical in system design, as in some instances the limitation of system performance is determined by the system timing margin. Clock jitter is emerging as a problem in the latest digital systems, which must deal with increased noise as crosstalk, process variations and coupling noise, etc. [8] [9] . Measuring the clock jitter using external or internal high-speed test equipment is becoming increasingly expensive. These are the challenges with urgent need for solutions.
The most common practical implementation for jitter measurement is the time domain methodology (i.e. time-to-digital converter, TDC) [10] [11] [12] [13] [14] [15] [16] , which relying on directly analyzing timing distribution. The method has the limitations to operate at high clock frequency and to provide high resolution. In [10] [11] [12] [13] , a Vernier Delay Line (VDL) is employed. Additional Delay-Lock Loops (DLLs) is used in this methodology to adjust the delay of the elements within the VDL against power supply noise, process parameter variations. High resolution measurements can be got with this approach (less than 7% of the clock period), however, it implies non negligible area overhead and power consumption. In [14] , a solution using a reference clock and
output measurement encoded by a 1 k code is produced. The reference clock is generated by means of a DLL which may cost a lot of chip resource. The resolution of this approach is equal to an inverter delay which is too low for high performance microprocessors.
The time-to-voltage converter (TVC) [17] [18] and delta-time-to-voltage (ΔTVC) [19] [20] methods are alternate ways of TDC. The TVC approach measures the time interval nT between START t and STOP t .
An oscilloscope, which tests timing jitter from variations in the time interval nT between ( 1) n T  and a reference edge at T that is captured either from an external or an internally generated triggering signal, is used to perform time-domain jitter measurement. The ADC is also employed in this method to get digital clock jitter information which consumes much chip area. The ΔTVC method directly measures the T  or ( ) n   between actual rising edge and ideal rising edge. In [19] [20], the ΔTVC method uses the delay of T to directly measure timing jitter in real time. The DLLs used in this approach imply non negligible area overhead and power consumption.
The root mean square (RMS) value measurement technique is utilized for random jitter in [21] , where a jittery clock signal pulse width outputs modulated by the amount of the random jitter are used to charge or discharge a capacitor (as TVC method). The voltage at the capacitor then modulates the frequency of VCO to calculate the RMS value of the random jitter. The proposed technique can achieve up to 20% peak-to-peak jitter in the clock. However, the utilizing of VCO can reduce accurate of the proposed circuit.
In this paper, we utilize the concept of TVC circuit which measures timing information directly and continuously. The TVC operates directly with the analog voltage level that represents the timing values but without using ADC and constant current source which is absolutely necessary in other TVC based jitter measurement circuit. The circuit is compact enough to be implemented on chip that consists of twelve MOS transistors and two minor capacitors. The proposed circuit can detect the jitter error of the digital clock signal for different applications within operation frequency 1.5GHz. This paper is organized as follows: Section 2, clock jitter in SoC is reviewed. Section 3, the novel on-chip clock jitter detection architecture of synchronous system is presented and the clock fault detection circuit based on 0.18μm standard CMOS technology is demonstrated. Section 4, the detection capacity of proposed circuit is shown by simulation. Finally, conclusions are made in the end of this paper. Figure 1 shows the typical SoC structure, which consists of bus devices (i.e. switches, links), computational elements (i.e. CPU or DSP cores), logic elements (LEs) and other in-system-devices (IDEVs). A periodic clock controls the transaction and communication of information in SoC. Data for DSP/CPU are read in from the memory or the other module (such as LEs or IDEVs) under the driving of system clock [22] . When data are processed, they will be sent to the destination with clock synchronization. If clock jitter faults occur in clock signal, the whole system will be in disorder. Figure 2 shows how clock jitter can degrade the performance of SoC. For data to be transferred properly from digital sub-system (or IP core) to sub-system (or IP core) at clock transition epochs, the clock epoch must fall within a data-timing window where data is settled into the correct state. If clock jitter occurring, the clock transition epoch will variable within correct data-timing window (fault tolerant) or without correct data-timing window thus a clock jitter error happens. In this paper, we call the case that rising edge comes before data window as positive clock jitter, as shown in Figure 2 Within many definitions, independent clock jitter (ICJ, also called period jitter) and accumulated jitter (ACJ) are the most basic specifications. ICJ is the time displacement of one clock edge relative to the preceding edge, in which case the sampling instants (including both clock rising edge and falling edge) are independent. Suppose the ideal sampling period is S T , without jitter, the sampling instants would occur at S nT , as shown in Figure 3 (a). Due to jitter, the sampling instants become, as shown in Figure 3 
Clock jitter in SoC overview
where n  is the time variation caused by power supply noise (PSN), crosstalk etc.
ACJ is the long term jitter as any uncertainty in an earlier transition affects all the following transitions, where the sampling instants are considered as the accumulation of all previous sampling intervals. In this case, the sampling instants become:
where t  is jitter of the sampling interval and t is modeled as time variation caused by PSN, crosstalk etc. 
Design of proposed circuit

Basic idea
The traditional TVC is mainly used to measure the time interval or pulse width. One of the most commonly used methods to implement the TVC is shown in Figure 4 , which consists of a TVC followed by an ADC and complex jitter analytical network [23] . In this method, the distribution of time interval T between START t and STOP t is firstly converted into distribution of a voltage offset ( ) From Figure 4 , we can see that the accuracy of C V is determined by the accuracies of C I and capacitor C , meanwhile, the design difficulty in traditional methodology is design complexity of ADC and jitter analysis network. With such complex circuit, it is difficult to integrate traditional jitter measurement circuits to SoCs.
Here, we proposed a new methodology to overcome the traditional method with following consideration:
(1) Without constant current source C I , instead by an ( ) C I t generated with an inverter. The proposed circuit diagram is shown in Figure 5 . In this circuit, there are two charging current source (with two inverters) and two discharging current sink (with two inverter) to charge the capacitors C1 and C2. The voltage of the capacitors is then compared with the preset value, when the voltage is higher then the preset value a jitter error signal is generated which indicates clock jitter error happening.
Implementation of proposed on-chip jitter detect circuit
The clock jitter fault detection circuit in 0.18μm CMOS technology is shown in Figure 6 . The proposed circuit consists of two parts which can handle the two kinds of clock jitter respectively. The TDC part only consists of two inverters and two minor capacitors and without constant current source. The inverters M1 and M2 supply the charge and discharge current to the capacitor C1 and C2 respectively. The voltage of the capacitor C1 and C2 is then detected by inverter M3 and M4. We use the threshold voltage of inverter M3 and M4 instead of conventional ADC. When the voltage of C1 and C2 is higher than the threshold of M3 and M4, the output of the inverters become low which means a clock jitter error being detected During the positive half cycle, capacitor C1 charges through the inverter M1 while C2 discharges through the inverter M2. If a positive clock jitter happens which means the positive half cycle time of the clock signal is longer than the normal range, the voltage of C1 will higher than the preset value (the threshold voltage of M3), then the signal for error detection is triggered.
During the negative half cycle, capacitor C2 charges through the inverter M2, at the same time C1 discharges through the inverter M1. If a negative clock jitter happens which means the negative half cycle time of the clock signal is longer than the normal range, the voltage of C2 will higher than the preset value (the threshold voltage of M4), then the signal for error detection is triggered. 
. So the equation (3) then can be expressed as:
Make the initial voltage of capacitor C1 and C2 as 0, then (4) can be simplified as: 
, the inverter will be triggered with output 0, which means a clock jitter error detected.
Here, the key point of the detection circuit is to set proper value of C and 
TH inverter ox
When the circuit works at the discharge cycle, the voltage of the capacitor C1 and C2 can be described as:
where (0) T V is the voltage value that the latest positive cycle charges capacitor C1 or C2.
So to make the discharge time as short as possible, we should make
Experimental results and analysis
This section shows the capacity of proposed clock jitter detection circuit with operation frequency varying from 100MHz to 2GHz We perform the circuit simulations using HSPICE in two steps. First, we experiment the circuit with different frequency to show the wide operation frequency range of the circuit. Next, we set the different detection threshold of the proposed circuit with a fixed frequency to show the circuit can work in variable detection threshold.
Experiments on operation frequency
In Figure 7 we show the waveform of circuit work status with clock jitter error when the operation frequency is 500MHz and 1GHz with error tolerance threshold is 15%. In this case, we regard the clock signal which jitter is more than 15% as an error clock signal, otherwise the detect circuit regards clock signal with jitter as a normal signal. (a) Operation frequency is 500MHz (b) Operation frequency is 1GHz Figure 7 . Waveforms of the proposed circuit when detect error threshold is 15% Figure 8 shows the waveform that operation frequency is 2GHz. The proposed circuit fails to detect positive jitter error when jitter error is 20%. 10% 20% 10% 20% Figure 8 . Waveforms of the proposed circuit when operation frequency is 2GHz and detect error threshold is 15% Figure 9 shows the circuit work status with different frequency (with jitter fault tolerance is 20%). When operation frequency is below 1.6GHz, the circuit can detect clock jitter error with minor error rate. However when operation frequency is higher than 1.7GHz the error rate becomes unacceptable. 
Experiments on error threshold
Clock jitter varies in different SoC applications, so we have to make our design more adoptive to meet the need of different requirements. In this part we use the operation frequency 500MHz for instance to illustrate adaptability of proposed circuit.
With equation (3), we can get: ( ) ( ( ) (0))
where ( ) ( )(1 ) v t v t jitter error rate      .
When the initial voltage of capacitor is 0, the equation (8) can be rewritten as ( ) ( )
When is higher than
, then a clock jitter error detects. Figure 10 shows the cases that we change value of capacitors to detect different fault tolerance of clock jitter. (a) Error threshold is 5% (b) Error threshold is 15% Figure 10 . Waveforms of the proposed circuit when operation frequency is 500MHz with different detect error threshold Figure 11 shows the relationship between clock jitter tolerance threshold and capacitor value when the operation frequency is 500MHz and 800MHz.. 
